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Abstract—Planar magnetic components using printed-circuit-
board windings are attractive due to their high repeatability,
good thermal performance and usefulness for realizing intricate
winding patterns. To enable higher system integration at high
switching frequency, more sophisticated methods that can rapidly
and accurately model planar magnetics are needed. This paper
develops a lumped circuit model that captures the impact of skin
and proximity effects on current distribution and electromagnetic
fields in planar magnetics. This enables accurate predictions of
impedances, losses, stored reactive energy and current sharing
among parallel windings. This lumped model is also a circuit
domain representation of electromagnetic interactions. It can
be used to simulate circuits incorporating planar magnetics, to
visualize the electromagnetic fields, and to extract parameters for
magnetic models by simulations. The modeling results match with
previous theories and finite-element-modeling results. A group of
planar magnetic devices, including transformers and inductors
with various winding patterns, are prototyped and measured to
validate the proposed approach.
I. INTRODUCTION
For inductors and transformers in high-frequency power
conversion applications, windings fabricated in a printed-
circuit-board process with ferrite cores assembled through
holes in the board have become a popular strategy. We use
the term planar magnetics for this approach, which offers
high repeatability, good thermal performance, and the ease of
realizing intricate winding patterns [1]–[4]. These advantages
makes planar magnetics attractive as switching frequencies
increase [5]–[7]. However, the increasing skin and proximity
effects and the resulted self and mutual impedances make
the modeling challenging, especially when parallel windings
are included. Previous modeling efforts have estimated ac
resistance [8]–[12], predicted parasitics [13]–[15], estimated
core losses [16]–[21], generated circuit representations [22],
[23], extracted parameters by experimental measurements [24],
[25], developed transmission line models [26], [27], [29]–
[31], and investigated current sharing among parallel and in-
terleaved windings [32]–[35]. These approaches have different
focuses, rely on various assumptions, and sometimes are not
easy to use. Numerical methods (e.g., finite-element-modeling
(FEM)) and experimental measurements are widely applicable,
but are time-consuming, not analytical and difficult to use
for design optimization. A systematic approach to modeling
planar magnetics, which is analytical with low computational
requirements, and capable of capturing many parameters under
a unified setup, is needed and is the main focus of this paper.
Models for planar magnetics commonly share two assump-
tions, in addition to other case-by-case assumptions. The first
common assumption is the “1-D assumption”, under which
the electromagnetic field and current distribution within the
winding change only along the thickness of the winding.
This assumption is satisfied in many designs using high-
permeability cores. The second assumption is the “MQS
assumption”: the electromagnetic field in the planar structure
satisfies the Magneto-Quasi-Static (MQS) requirements [36],
[37], in which the time derivative of the electric field (i.e.
capacitive effect) can be decoupled from the other terms
in Maxwell’s equations and modeled separately with other
specific approaches. In a majority of power electronics ap-
plications, the MQS assumption is satisfied.
This paper presents a systematic approach to modeling
planar magnetics under these two assumptions. The elec-
tromagnetic interactions within and among the windings of
a planar structure are expressed using the MQS version
of Maxwell’s equations. These equations are converted into
a lumped circuit model with frequency dependent element
values. The lumped circuit model bridges the circuit domain
and the electromagnetic domain: it allows the electromagnetic
field and current distributions to be easily determined with very
low computational requirements, provides insights into the
magnetic structure design, and is useful for modeling circuits
incorporating planar magnetic devices. The modeling approach
is applicable to a wide variety of devices, from inductors and
coupled inductors to multiple-winding transformers incorpo-
rating interleaving among windings, paralleled windings and
energy storage (e.g., for flyback transformers). Alternatively,
for a given frequency, this lumped model can be solved by
circuit simulators (e.g. SPICE). With some modifications, the
lumped circuit is also capable of capturing wide frequency
range operation, such as for use in time-domain simulations.
The proposed approach can be applied to various applications,
from windings in planar transformers to windings in machines.
The remainder of the paper is organized as follows. Sec-
tion II outlines the terminology used in this paper, and presents
an overview of the proposed approach. A step-by-step deriva-
tion of the lumped circuit model is provided in Section III.
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Fig. 1. Cross-sectional view of a planar magnetic structure. It comprises a
magnetic core, a winding stack and a set of possible air gaps.
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Fig. 2. Winding stack of an example two-winding, four-layer transformer
with 10:1 turns ratio.
Section IV explains how the lumped circuit model can be ap-
plied in circuit simulations, field visualizations and parameter
extractions. The proposed approach is verified through FEM
simulations and experimental measurements in Section V.
Section VI investigates a few practical design constraints,
and quantitatively shows the performance of this approach
under these constraints. Finally, Section VII summarizes the
paper. A detailed derivation of the lumped circuit model is
provided in Appendix I, while Appendix II presents theoretical
verifications of the proposed approach by comparing it with
existing models and theories.
II. OVERVIEW OF THE APPROACH
The terminology used in this paper is illustrated in Fig. 1
and Fig. 2. As shown in Fig. 1, a planar magnetic structure
comprises a winding stack, a magnetic core, and a set of
possible air gaps. A winding stack has one or more windings.
Each winding comprises one or more turns on one or more
layers. Each layer can have multiple turns as shown in Fig. 2.
Usually, turns on the same layer are connected in series.
Each layer has a layer port. Layer ports are connected by
electrical vias to form windings. Turns on different layers can
be connected in series or parallel, and can be interleaved in
various ways. An example winding stack with two windings
and a 10 : 1 primary-to-secondary turns ratio is shown in
Fig. 2. It has four layers: layer 1 and layer 3 each have five
turns and are connected in series; layer 2 and layer 4 each
have a single turn and are connected in parallel.
The core of this approach is a lumped circuit model. Using
a lumped circuit to model planar magnetics is not new. Here
we highlight two branches of previous work to provide the
background and clarify the differences between the modeling
approach presented in this paper with those in the literature.
Keradec and colleagues modeled multilayer windings in a
magnetic component by adapting models for electromagnetic
waves propagating in multilayered media, as is sometimes
found in optical systems [22], [23], [25], [33], [34]. Analogies
were made between the circuit domain and the optic domain.
This model is simple, analytical and intuitive. However, it
requires unwieldy assumptions for the analogies to be fully
satisfied. Additional analogies are needed to make the model
applicable to more sophisticated cases. Nevertheless, this
set of papers introduces a valuable framework for mapping
electromagnetic relationships among layers into connections
of two-port circuit blocks, an approach we also adopt (albeit
modified for our model). Lopera and colleagues also developed
models to capture the behavior of magnetic components of
multilayer magnetic windings. To capture the effects of elec-
tromagnetic fields diffusing through conductors, the authors
introduce a lossy transmission line model for each layer,
and interconnect the transmission-line structures to model the
whole magnetic component [26]–[31]. The behavior of the
resulting system is found using numerical methods (e.g., with a
circuit simulator), essentially placing the burden of solving for
the electromagnetic response onto the circuit simulator. This
approach is comparable to finite-element approaches (but with
relatively fast solution) and can naturally capture 2-D cases
[28]. Moreover, the bandwidth of the model is limited only
by the resolution of the discretization of conductor layers. If
this discretization is fine enough to accurately capture behavior
at the maximum frequency of interest, the model can be
used for time-domain simulations as well as frequency-domain
simulations.
The modeling approach presented in this paper has the
advantages of (1) being developed directly from basic electro-
magnetic theories, which allows it to be easily interpreted and
rapidly implemented, (2) providing simple, computationally-
efficient analytical solutions with clear boundaries of applica-
bility. The circuit architecture and element values in the model
are entirely determined by Maxwell’s equations and do not
need to rely upon intuitive judgments/selections. In this sense
the proposed model takes on the best characteristics of each
of the above-described approaches. It is particularly effective
and efficient when one seeks frequency-domain representation
of magnetic component behavior (e.g., an impedance matrix
description of a component). This approach represents a new
way of systematically interpreting the electromagnetic inter-
actions in planar magnetics, and is organized and presented
with focus on practical usefulness for circuit designers.
The modeling approach begins by developing an impedance
network model for a single turn on a layer (referred to here as a
one-turn layer). This network model is repeated and extended
to model multiple layers with multiple turns. The magnetic
core, the air gaps and the cross-layer connections (electrical
vias) place additional boundary conditions on the impedance
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Fig. 3. (a) a one-turn layer and (b) its three-terminal impedance network. The
x and y axes indicate the defined positive direction of the H field and E field,
respectively. A positive E|H field in the physical structure is represented by
a positive E|H value in the impedance network. The two conductors form
a single turn and are connected by a interconnect wire whose impedance is
neglected. This single-turn is modeled as a three terminal impedance network.
networks, and are modeled by additional components in the
lumped model. To make the magnetic model compatible with
circuit domain analysis, linear conversions (modeled using
dependent sources and ideal transformers) and electrical in-
terconnects are used to link the electromagnetic domain to the
circuit domain.
III. GENERATING THE LUMPED CIRCUIT MODEL
A. Modeling a one-turn layer.
Fig. 3a shows the geometry of a one-turn layer, with length
d, width w, and thickness h. This single turn is driven (or
loaded) by an external current I (having integrated surface
current density, current per width, K with units “A/m”),
inducing a voltage V across its two terminals. HT |HB is the
magnetic field (H field) strength on the top|bottom surface of
the layer (along the width). ET |EB is the electric field (E
field) strength on the top|bottom surface of the layer (along
the length). As will be derived in Appendix I, solving the
1-D diffusion equation in the conductor, with the specified
boundary conditions [37], and applying Ohm’s Law (J = σE;
where σ is the conductivity of this conductor) gives the
relationship between the magnetic fields and electric fields on
the top and bottom surfaces, and the integrated surface current
density K carried by this layer:
ET = Za HT + Zb K
EB︸︷︷︸
V/m
= Zb︸︷︷︸
Ω
K︸︷︷︸
A/m
− Za︸︷︷︸
Ω
HB︸︷︷︸
A/m
. (1)
Here Za and Zb are two complex impedances (with units of Ω)
determined by the geometry of the structure and the operating
angular frequency (ω), and are given by
Za =
Ψ(1− e−Ψh)
σ(1 + e−Ψh)
Zb =
2Ψe−Ψh
σ(1− e−2Ψh) .
(2)
Here Ψ = 1+jδ , where δ =
√
2
µωσ is the skin depth of the
conductor and µ is its permeability of this conductor. Note
that all variables (E, H , V , I , Z, etc.) are complex variables.
Also, HT , HB , I and K are related through Ampere’s law:
(HT −HB)w = I = Kw. (3)
Since HT , HB , and K are related to current (with units of
A/m), ET and EB are related to voltage (with units of V/m),
and Za and Zb are impedances (with units of Ω), (1) and (3)
can be considered as the KVL and KCL functions of a three-
terminal impedance network, as shown in Fig. 3b. This result
is similar to the circuit structure in [14] and references therein,
albeit with different assumptions and interpretations about the
nature and propagation of the fields.
B. Modeling two adjacent layers.
Figure 4a shows the geometry of two adjacent one-turn lay-
ers separated by a spacing (created with an insulator) between
them. Based on the previous subsection, the electromagnetic
fields around and within each layer can be described by the
following two sets of equations
Layer 1: Layer 2:
ET1 = Za1HT1 + Zb1K1
EB1 = Zb1K1 − Za1HB1
HT1 −HB1 = K1
wK1 = I1.

ET2 = Za2HT2 + Zb2K2
EB2 = Zb2K2 − Za2HB2
HT2 −HB2 = K2
wK2 = I2.
(4)
Here HTi|HBi is the magnetic field strength on the
top|bottom surface of the layer i; ETi|EBi is the electric field
strength on the top|bottom surface of layer i; Zai and Zbi are
complex impedances of layer i defined by the geometry and
frequency; Ii is the current that is carried by layer i. Based
on (4), layer 1 and layer 2 can be represented by two three-
terminal impedance networks labeled as “Layer 1” and “Layer
2” in Fig. 4b. Also labeled are the associated electromagnetic
field variables on the top and bottom surfaces of each layer.
The electromagnetic fields surrounding the two layers are
related by the magnetic flux flowing between them (ΦS12).
The spacing has a thickness a1 , width w and length d. From
flux continuity, the magnetic field strength in the spacing,
HS12, equals HB1 and HT2. Considering the voltage loops
on the bottom surface of layer 1, and on the top surface of
layer 2 (including layer surfaces, external wires and sources
surrounding the center post), and using Faraday’s law and flux
continuity (as shown in Appendix I), the magnetic flux flowing
through the center post across the two surfaces, ΦB1 and ΦT2,
can be written as functions of the electric fields on the two
layer surfaces (EB1, ET2), as well as the external voltages
applied to the two layer ports (V1 and V2), such that
jωΦB1 = V1 − dEB1
jωΦT2 = V2 − dET2
ΦB1 + ΦS12 = ΦT2
HS12 =
ΦS12
µ0a1d
.
(5)
Here the permeability of the space (insulator) between the two
layers is assumed to be µ0. From Fig. 5, the magnetic field
HS12 can be expressed as
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Fig. 4. Two one-turn adjacent layers: (a) geometry and (b) impedance
network model with “V/m”, “A/m” and “Ω” as the internal units. The variables
within the voltage dependent voltage sources are H , E and K and are in the
electromagnetic domain. The variables outside the current dependent current
sources are voltages and currents and are in the circuit domain.
HS12 =
1
jωµ0a1
(
V2
d
− ET2 − V1
d
+ EB1
)
. (6)
Defining ZS1 = jωµ0a1 gives
HS12︸ ︷︷ ︸
A/m
ZS1︸︷︷︸
Ω
=
V2
d
− ET2 − V1
d
+ EB1︸ ︷︷ ︸
V/m
. (7)
Eq. (7) may be thought of as a KVL relation that links the
two impedance networks. The resulting lumped circuit model
for two adjacent layers is shown in Fig. 4b. Note that the
integrated surface current densities, K1 and K2, need to be
linearly converted into external layer currents I1 = wK1
and I2 = wK2. These linear conversions are modeled with
current-dependent-current-sources (CDCS) with gains of w
(layer width). According to (7), linear conversions are also
required to convert the induced layer port voltages V1 and
V2 to V1d and
V2
d . These linear conversions are modeled with
voltage-dependent-voltage-sources (VDVS) with gains of 1d .
These VDVSs and CDCSs are paired up for each layer and
labeled as “layer ports” in Fig. 4b.
If there are mi series-connected turns on layer i, and all
turns have the same width - wmi , thickness - hi and length -
d, HTi, HBi and Ki are linearly related to Ii: Ii = wKimi =
w(HTi−HBi)
mi
. Also Φi is linearly related to Ei and Vi: jωΦi =
Vi
mi
− dEi. Figure 5a shows an example setup with layer 1
having two series-connected turns, and layer 2 having a single
turn. Assuming layer 1 has m1 turns (m1 = 2), and layer 2
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Fig. 5. Two adjacent layers - one layer with a single turn, and the other layer
with two series-connected turns: (a) geometry and (b) impedance network
model with “V”, “A”, and “Ω” as the internal units. This system is entirely
in the circuit domain. Skin and proximity effects are captured by using the
complex impedances determined by solutions to 1-D diffusion equations.
has m2 turns (m2 = 1), (4) and (7), which are interchangeable
with the lumped circuit model of Fig. 4b, generalize to
Layer 1 :

dET1︸ ︷︷ ︸
V
= wHT1︸ ︷︷ ︸
A
d
w
Za1︸ ︷︷ ︸
Ω
+wK1︸︷︷︸
A
d
w
Zb1︸ ︷︷ ︸
Ω
dEB1 = wK1 dwZb1 − wHB1 dwZa1
HT1 −HB1 = K1
wK1 = I1m1.
Layer 2 :

dET2 = wHT2 dwZa2 + wK2
d
wZb2
dEB2 = wK2 dwZb2 − wHB2 dwZa2
HT2 −HB2 = K2
wK2 = I2m2.
Spacing :
V2
m2
− dET2 − V1
m1
+ dEB1︸ ︷︷ ︸
V
= wHS12︸ ︷︷ ︸
A
d
w
ZS1︸ ︷︷ ︸
Ω
.
(8)
This set of equations is expressed with individual terms having
units of “V”, “A” or “Ω”. It can be represented by a clarified
lumped circuit model as shown in Fig. 5b. All impedances are
linearly scaled up with a geometry factor of dw . The CDCSs
and VDVSs are replaced by ideal transformers with turns ratios
of m1 and m2, representing the numbers of physical turns on
each layer. With these linear conversions, all variables in the
system of Fig. 5 is entirely in the circuit domain.
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Fig. 6. Planar structure with n layers, a magnetic core and multiple air
gaps, with g1 + g2 as the total gap length. All layers are drawn as one-turn
layers for simplicity. In a general case, layer 1 to layer n have m1 to mn
series-connected turns, respectively. The mi series-connected turns on layer
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C. Modeling layer stacks with a magnetic core and multiple
air gaps
To complete the model, consider a planar structure with n
layers, a magnetic core and two air gaps as shown in Fig. 6.
The number of series-connected turns on layer 1 to layer n
are m1 to mn, respectively. The core has a gap of length g1
in the outer surface, and a gap of length g2 in the center post
(the total length of the air gap is g1 + g2). The cross sectional
area of the air gap in the center post is Ac and in the outer
surface is Ac2 . The thicknesses of layers 1 to n are h1 to hn,
respectively. The spacing thickness between layer i and layer
(i + 1) is ai. The spacing thickness between the top surface
of layer 1 and the magnetic core is bt. The spacing thickness
between the bottom surface of layer n and the magnetic core
is bb. The thickness of the top core layer is ct; the thickness
of the bottom core layer is cb. The magnetic field strength on
the top|bottom surface of the layer i is HTi|HBi. The electric
field strength on the top|bottom surface of layer i is ETi|EBi.
The external voltages that are applied to layers 1 to n are V1
to Vn, respectively. The currents that flow through layers 1 to
n are I1 to In, respectively.
We investigate how these variables are related. The lumped
model for the n layers are generated by simply repeating
the lumped model of two adjacent layers (repeating (8) and
Fig. 5). The magnetic core and the air gaps impose addi-
tional boundary conditions, and hence add additional circuit
elements. Using Maxwell’s equations and flux continuity, as
shown in Appendix I, the variables on the top side of the layer
stack, ET1, HT1, m1 and V1, are related by
dET1 − V1
m1
= − d
w
jωµrµ0ctwHT1 − dw jωµ0btwHT1. (9)
Similarly, neglecting air-gap fringing, the variables on the
bottom side of the layer stack, EBn, HBn, mn and Vn, are
related by
dEBn− Vn
mn
=
d
w
jω
wµ0Ac
d(g1 + g2 +
Acw
µrcbd
)
wHBn+
d
w
jωµ0bbwHBn.
(10)
Defining the following four impedances:
Ztf = jωµrµ0ct
Zts = jωµ0bt
Zbf = jω
wµ0Ac
d(g1 + g2 +
Acw
µrcbd
)
Zbs = jωµ0bb,
(11)
Eq. (9) and (10) can be rewritten as
dET1 − V1
m1
= −wHT1( dwZtf +
d
w
Zts)
dEBn − Vn
mn
= wHBn(
d
w
Zbf +
d
w
Zbs).
(12)
Eq. (12) represents additional boundary conditions that
supplement the equations given by (8). They are modeled with
four additional impedances ( dwZtf ,
d
wZts,
d
wZbf and
d
wZbs) in
Fig. 7, which is the full lumped circuit model for the planar
structure of Fig. 6. The impedance networks representing
layers 1 to n are simple repetitions of the impedance network
shown in Fig. 5b. The impedances Zts and Ztf on the left
side represent the spacing and the magnetic core above the
layer stack. The Zbs and Zbf on the right side represent the
spacing, the magnetic core, and the air gaps below the layer
stack. All impedances (Zai, Zbi, ZSi, Ztf , Zts, Zbf , Zbs) are
scaled up by dw to account for the geometry of the structure,
placing the model in the circuit domain.
The lumped circuit model shown in Fig. 7 is determined
by, and is interchangeable with Maxwell’s equations. All
connections (circuit architecture) are strictly determined by
KVL and KCL rules. All impedance values are calculated
from the geometry of the planar structure and the operating fre-
quency. All across and through variables (Vi, Ii, wHBi, wHTi,
etc.) and parameters (mi, d, w, hi, etc.) have clear physical
meanings. All units are compatible with circuit analysis and
simulations (with units of “V”, “A” and “Ω”).
D. Modeling cross-layer connections (electrical vias)
In a planar structure, multiple layers are connected by cross-
layer connections (electrical vias) to form complete windings.
Layers can be interleaved in multiple ways. These electrical
vias place additional constraints to the lumped circuit model,
and can be realized by connecting the corresponding layer
ports in the same pattern as they are connected in the physical
circuit. For example, consider the case where layer i and
layer j are connected in series to form winding a, driven by
voltage Va and carrying current Ia, and layer k and layer l are
connected in parallel to form winding b, driven by voltage Vb
and carrying net current Ib. The following four constraints
Vi + Vj = Va
Vk = Vl = Vb
Ii = Ij = Ia
Ik + Il = Ib.
(13)
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are added to the existing Maxwell’s equation sets ((8), and
(12)). These constraints are included in the lumped circuit
model by connecting the layer ports of layer i and layer j
in series, and connecting the layer ports of layer k and layer
l in parallel, as shown in Fig. 8.
E. Summary of the lumped circuit model
Here we summarize the method for generating the lumped
circuit model. All variables are the same as previously defined.
1) Conductor layers: Each conductor layer i is mod-
eled as a three-terminal impedance network comprising two
impedances dwZai and one
d
wZbi. The values of Zai and Zbi are
determined by the thickness (hi) of this layer, characteristics
of the conductive material (µi, σi), the angular operating
frequency (ω), Ψi = 1+jδi , and δi =
√
2
µiωσi
, according to
Zai =
Ψi(1− e−Ψihi)
σi(1 + e−Ψihi)
Zbi =
2Ψie
−Ψihi
σi(1− e−2Ψihi) .
(14)
The geometry factor of dw needs to be applied to all impedances
to bring the result into the circuit domain. In a majority of
planar structures which satisfy the “1-D assumption”, all layers
have the same length d and width w.
2) Layer ports: Each conductor layer has a layer port. It
performs linear conversions, and allows connections to other
layers through electrical vias. The interconnection into the
electromagnetic model at the layer port is realized with an
ideal transformer, whose turns ratio equals the number of
series-connected turns on that layer (mi : 1).
3) Spacings: The spacings between adjacent layers are
modeled by impedances. The interconnect impedance between
layer i and layer (i+ 1) is dwZSi, where
ZSi = jωµiai. (15)
Here the spacing between layer i and layer (i+1) has thickness
of ai and permeability of µi. The interconnect impedance
between the top/bottom surfaces of the layer stack to the
top/bottom side of the magnetic core is dwZts and
d
wZbs, where
Zts = jωµ0bt
Zbs = jωµ0bb.
(16)
4) Magnetic core and air gaps: The magnetic core and air
gaps are modeled by additional impedances. The impedance
which represents the electromagnetic coupling at the top of
the magnetic core (without the air gap) is dwZtf , where
Ztf = jωµrµ0ct. (17)
Here µr is the relative permeability of the core material. The
impedance which represents the electromagnetic coupling at
the bottom of the core (including the air gaps) is dwZbf , where
Zbf = jω
wµ0Ac
d(g + Acw
µrcbd
)
. (18)
*--------------Netlists of a single layer----------------
*-----------1. Describing the Impedances-----------
*--Name---Node 1------Node 2---------—Value------
R1 A B ℜ(𝒅𝒁𝒂𝒊/𝒘)
L1 B C ℑ(𝒅𝒁𝒂𝒊/𝒘)/𝝎
L2 C D ℜ(𝒅𝒁𝒂𝒊/𝒘)/𝝎
R2 D E ℜ(𝒅𝒁𝒂𝒊/𝒘)
R3 C F ℜ(𝒅𝒁𝒃𝒊/𝒘)
L3 F G ℑ(𝒅𝒁𝒃𝒊/𝒘)/𝝎
*----------2. Describing the ideal transformer-----
LA I J 𝒎𝒊
𝟐
LB G H 𝟏
K LA LB 𝟏
(a) (b)
L1 L2
L3
mi:1
A CB
H
I
J
LA LB
R1 R2
R3
D E
F
G
dZai/wdZai/w
dZbi/w
Fig. 9. Lumped circuit model and its netlist for a one-turn layer. Here <
represents the real part of a complex value, and = represents the imaginary
part of a complex value.
Here g is the total effective length of the air gaps.
5) Cross-layer connections (electrical vias): The final step
is to connect the ideal transformers of the impedance networks
of each layer in the same pattern as they are connected in the
physical circuits.
IV. APPLICATIONS
A. Circuit simulation
At a single operating frequency, the lumped circuit model
shown in Fig. 7 (and shown in Fig. 8 with cross-layer con-
nections included) can be described by a netlist, and directly
solved by circuit simulator, such as SPICE. For example, a
layer with mi series-connected turns can be represented by
a lumped circuit model as shown in Fig. 9a, and described
by a netlist as shown in Fig. 9b. Since the lumped circuit
model is highly repetitive, the netlist for the full structure can
be generated by simply repeating this network and modifying
the impedance values. SPICE or similar simulations can be
used to determine the current flowing through each winding
and each layer, to calculate the magnetic field strengths at the
surface of each conductor, and to perform small signal analysis
between two ports. Since the impedance values are calculated
using 1-D diffusion equations, this circuit simulation captures
the skin and proximity effects, allowing impedances, losses,
stored reactive energy, current sharing, etc., to be determined
under a unified setup.
The model can be extended to be capable of modeling
systems with wide frequency range by various known tech-
niques. One is to simply repeat the modeling approach at each
independent frequency of interest. The other is to generate
more complicated impedance networks to capture behavior
over a wide frequency range. Methods in this type include
simple first- or second-order approximate networks [22], and
discretized numerically-fitted networks [27]. Designers can
make tradeoffs between model simplicity and accuracy by
choosing and mixing these techniques.
B. Field Visualization
This model also provides insight into the design of the
magnetic structure. Fields at the surface of conductors solved
using the lumped circuit model (i.e. HT , HB and K) can
be used in determining the fields and current densities inside
the conductors using known formulations. For example, based
on knowing the fields at the conductor surfaces and the 1-D
diffusion equation (provided in Appendix I), the magnetic field
distribution inside the conductor as a function of the distance
from the surfaces can be found by
Hx(z) =
HT sinh (Ψz) +HB sinh (Ψ(h− z))
sinh (Ψh)
. (19)
Using Ampere’s law, Jy(z) = ∇×Hx(z), the current density
distribution in the conductor, Jy(z), is
Jy(z) = Ψ
[
HT e
Ψh −HB
eΨh − e−Ψh e
−Ψ(h−z) − HBe
Ψh −HT
eΨh − e−Ψh e
−Ψz
]
.
(20)
Finally, using Ohm’s law, Jy = σEy , the electric field
distribution inside the conductor, Ey(z), is
Ey(z) =
Ψ
σ
[
HT e
Ψh −HB
eΨh − e−Ψh e
−Ψ(h−z) − HBe
Ψh −HT
eΨh − e−Ψh e
−Ψz
]
.
(21)
Hence, the field distribution and the current densities in the
magnetic structure, within and outside the conductors, can be
rapidly determined and visualized.
C. Parameter Extraction by Simulation
Numerous ways of modeling magnetic devices with one or
more windings have been developed [24], [25], [33], [36]–
[41]. Figure 10a shows the widely used cantilever model for
magnetic structures with multiple windings [24]. This model
is closely related to the inductance matrix description, which
comprises self and mutual inductances of the multiple wind-
ings. Parameters in this inductance-based cantilever model
can be experimentally found by conducting open- and short-
circuit measurements. However, the accuracy of experimental
measurements are limited by practical constraints (e.g. instru-
ment capability). Moreover, as the frequency increases, the self
and mutual resistances have a significant impact on current
distribution, thus needs to be accurately modeled.
The proposed lumped circuit model integrally-captures the
self and mutual inductances and resistances (i.e. impedances),
enabling the development of an impedance-based cantilever
model, as an enhancement to the inductance-based cantilever
model. Figure 10b shows the proposed impedance-based can-
tilever model for an N winding structure. A resistance element
is added in series with each inductance element to model the
self and mutual resistances. For example, R11 and L11 model
the self resistance and self inductance of winding W1; and Ljk
and Rjk (connects windings Wj and Wk) model the mutual
resistance and mutual inductance between winding Wj and
Wk (referred as mutual impedance Zjk = Rjk + jωLjk). The
effective turns ratios, n2 to nN , represent the ratios of the
voltages of winding W2 to WN to the voltage of winding W1
under open-circuit conditions. With the presence of impedance
elements in the model, the effective turns ratios, n2 to nN , are
no longer real, but instead complex.
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Fig. 10. (a) Conventional inductance-based cantilever model [24], and (b)
proposed impedance-based cantilever model with self and mutual impedances.
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Fig. 11. Lumped circuit model that can be used to extract parameters
for the impedance-based cantilever model, the impedance matrix, and the
admittance matrix. Their perameters can be determined by open- and short-
circuit simulations.
With the lumped circuit model, parameters of the
impedance-based cantilever model can be extracted from cir-
cuit simulations, which are usually easier to implement and
much faster than experimental measurements or FEM simula-
tions. As shown in Fig. 11, the lumped circuit model uses N
winding ports to represent the N physical ports of a magnetic
device. All layer connections, electrical vias, field couplings,
etc., are modeled and encapsulated behind the N ports. Each
winding port in the lumped circuit model can be treated like
a physical port in open- and short-circuit simulations. As
a result, the parameter extraction method described in [24]
(based on open and short circuit measurements) can be directly
applied to the lumped circuit model.
These parameter extractions can be conducted by apply-
ing small-signal ac analysis in circuit simulations. The self
impedance Z11 is determined by open-circuiting windings W2
to WN , and measuring the voltage and current of winding W1.
To measure the effective turns ratios n2 to nN , a voltage is
applied to winding W1. The open-circuit voltage of winding
W2-WN are measured and recorded as v1 to vN . The effective
turns ratio nk is given by
nk =
vk
v1
, k = 2, ..., N. (22)
Note that nk is complex as vk and v1 are both complex (nk
may have negative real and/or imaginary parts).
To measure the mutual impedance Zjk, winding Wj is
driven with a voltage source vj , with all other windings short-
circuited, and the current ik in winding Wk is measured. The
effective mutual impedance Zjk is given by
Zjk =
vj
njnkik
. (23)
To normalize the model, n1 is taken as 1. It is possible
for Zjk to have negative real and/or imaginary parts. Similar
open- and short-circuit simulations can also be conducted to
extract elements of the impedance matrix and the admittance
matrix using the lumped circuit model [38], [39].
The impedance matrix {zjk}N×N , admittance
matrix {yjk}N×N , the winding voltage vector
VN×1 = [v1; ...; vN ]N×1, and the winding current vector
IN×1 = [i1; ...; iN ]N×1 are related by
VN×1 = {zjk}N×NIN×1
{yjk}N×NVN×1 = IN×1
{zjk}N×N = {yjk}−1N×N .
(24)
The impedance-based cantilever model is closely related
to the impedance matrix and the admittance matrix. Using
Eq. 22 and Eq. 23 and corresponding measurement setups,
the parameters of the impedance-based cantilever model can
be found from {zjk}N×N and {yjk}N×N using
Z11 = z11
nj =
z1j
z11
Zjk = − 1njnkyjk .
(25)
Conversely, the elements of {zjk}N×N and {yjk}N×N can be
expressed in terms of the parameters of the impedance-based
cantilever model by

yjk = − 1njnkZjk ,when j 6= k
yjj =
1
nj
∑N
k=1
1
zkj
,with zjj =
{
∞ if j 6= 1
Z11 when j = 1
{zjk}N×N = {yjk}−1N×N .
(26)
Hence, the impedance-based cantilever model is interchange-
able with the impedance matrix and the admittance matrix.
As demonstrated, all parameters of the cantilever model, the
impedance matrix, and the admittance matrix can be extracted
from the lumped circuit model by rapid simulations.
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Fig. 12. Geometry of the seven-core four-layer structure. It is used to
fabricate the 1:1 and 2:1 transformers. The calculated dc resistance of a single
layer at 20◦C is 44.8mΩ, which is high enough to be measured with Agilent
4395A.
V. MODEL VERIFICATION AND APPLICATION EXAMPLES
As part of model verification, the model has been checked
against prior known results, including expected values at dc,
energy storage predictions based on the Poynting’s theorem,
and Dowell’s results for series-connected multilayer windings
[8]. These theoretical checks are presented in Appendix II.
To further verify the model, we compare the modeling
results against FEM simulations and experimental measure-
ments. These verifications also serve as application examples
to demonstrate how to use the model in practical designs.
Figure 12 shows the geometry of a selected example structure.
It has four one-turn 17 µm thickness (half oz) copper layers,
fabricated using two 0.787 mm (31 mil) thickness double-
sided copper boards. A 0.14 mm thickness polyimide (Kapton)
film was used as the spacing insulator between the two copper
boards. Seven ELP22 cores of MnZn ferrite (Epcos N49) were
lined up to make a long structure with impedances that were
high enough to be accurately measured. Under this setup,
since the permeability of the core was very high, the “1-D
assumption” was satisfied. Cases with fewer cores and shorter
length were were checked. The frequency range for testing
was 10 kHz to 100 MHz. The operating temperature was
selected to be 20◦C. Figure 13 shows a few pictures of these
prototypes. For each group of devices, interleaving patterns
can have significant impact on the impedances and current
distributions, as does the spacing of the PCB layer stacks.
Three types of magnetic devices, which represent a majority
of possible interleaving patterns, are prototyped by connecting
the four copper layers in three ways:
1) 1:1 transformers with parallel-connected layers: two
layers are connected in parallel as a one-turn winding;
two layers are connected in parallel as another one-turn
winding.
2) 2:1 transformers with hybrid series-parallel-
connected layers: two layers are connected in series as
a two-turn winding; two layers are connected in parallel
as a one-turn winding.
3) One-turn inductors with parallel-connected layers:
(a) (b)
(c) (d)
Fig. 13. Photographs of the constructed prototype: (a) copper layers and
magnetic cores of a prototype. (b) Two 2:1 transformers connected and
measured in the setup shown in Fig. 15b, (c) Four 1:1 transformers with
different lengths (i.e. one core, two cores, three cores and seven cores), and
(d) all constructed prototypes.
two layers are selected and connected in parallel as
a one-turn winding; the other two layers are not used
(manufactured using two single-sided copper boards).
The goal is to compare the predicted and measured ac
resistance (Rac) and ac inductance (Lac) in these structures
under the setup as shown in Fig. 15 when they are operating
in the 10 kHz to 100 MHz frequency range. This verification
strategy is similar to the setup used in [42].
A. 1:1 transformers with parallel-connected layers
Figure 14 shows three different ways of connecting the
four layers in a 1:1 transformer having two paralleled layers
in each winding, including one non-interleaved option and
two interleaved options. The measurement setup is shown in
Fig. 15a. This setup avoids exciting the magnetizing flux path
in the core, and thus reduces the impact of core losses on
the verification results. Figure 16 shows the lumped circuit
model for the four layer structure. Note that in this setup, the
impedances associated with the top and bottom magnetic cores
(Zts, Ztf , Zbs, Zbf in Fig. 7) carry no flux. Considering cross-
layer connections (electrical vias), three simplified circuits
shown in Fig. 17 can be generated. One can easily analyze
these circuits, and compare the Rac and Lac in each case.
In addition, FEM models for these structures are analyzed
using ANSYS Maxwell FEM simulation package. Figure 18
shows the magnetic field strength in the three structures when
they are operating at 10 MHz. The dissipated power (Pac)
and stored reactive energy (Eac) in these structures as a
function of frequency are found by the software, leading to the
simulated Rac and Lac determined by FEM methods. Finally,
the ac resistance (Rac) and ac inductance (Lac) of these
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Fig. 18. Magnetic field distribution in three 1:1 transformers having two paralleled layers for each winding, each with different interleaving patterns, driven
by a 10 MHz 1 A (peak) current (under the setup as shown in Fig. 15a). Layer indices from top to bottom are: layer 1, layer 2, layer 3, layer 4. The simulation
was done in 2-D with the transformer length infinitely long.
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Fig. 14. Three different ways of interleaving the four conductor layers in
a 1:1 transformer having two paralleled layers for each winding, including a
non-interleaved option and two interleaved options.
LLb RLb
1:1
RLa LLa
LM
LLb RLb
2:1
RLa LLa
LM
Ia 2Ia
LLb RLb
2:1
RLa LLa
LM
Ia
Test Port
Test Port
(a) 1:1 transformer
RA
RA
RA
2Ia
(b) 2:1 transformer
LacRac
Impedance 
Analyzer
Agilent 4395A 
RM
LA
LA
LA
RM
RMItest=sin(ωt)
Itest=sin(ωt)
Fig. 15. Experimental configurations for measuring (a) 1:1 transformers
with two-parallel-layer pairs; (b) 2:1 transformers with hybrid-series-parallel
windings pairs. These configurations avoid exciting the core and thus greatly
reduce the impact of core losses on the results. Core loss is not captured in
this lumped circuit model. If one would like to include the modeling of core
loss, it could be represented as a resistance RM in parallel with LM .
+
-
V1
+
-
V2
+
-
V3
+
-
V4
dZb1/w dZb2/w dZb3/w
dZb4/w
d(Za1+Zs1+Za2)/w d(Za2+Zs2+Za3)/w
d(Za3+Zs3+Za3)/w
I1 I2 I3 I4
Layer 1 Layer 2 Layer 3 Layer 4
dZL1/w dZX/w dZL4/w
dZL2/w dZL3/w
dZts/w dZbs/w
dZtf/w dZbf/w
Top Ferrite Bottom Ferrite 
& Air Gap
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Fig. 17. Lumped circuit model for the three interleaving patterns of the 1:1
transformer, including the vias. Since the core is not excited, the impedances
representing the core in Fig. 16 have been removed from this figure.
transformers are measured using an Agilent 4395A impedance
analyzer under the setup of Fig. 15a. As shown in Fig. 19, the
results from the lumped circuit model match extremely well
with FEM simulations over the entire frequency range, and
match well with experimental measurements. A few practical
constraints that may cause mismatches are investigated in
Section VI.
Conventionally, it is qualitatively known that as the operat-
ing frequency increases, skin and proximity effects change the
current distribution, changing the real and reactive impedances
of a magnetic device. The proposed approach is a powerful
tool to quantitatively study these complicated frequency de-
pendent effects. Many qualitative and quantitative findings can
be observed from Fig. 19; among those are:
1) Starting from 100 kHz, interleaved connections (“13P-
24P” and “14P-23P”) have lower loss than the non-
interleaved connection (“12P-34P”). The loss reduction
can be as high as 50% at 10 MHz.
2) Between the two interleaved structures, the loss of “14P-
23P” can be up to 37.5% lower than that of “13P-24P” at
10 MHz. This is because the current directions in layers
2 and 3 are opposite to each other in “13P-24P”, with
narrow spacing in between (Polyimide film). As a result,
a big portion of current concentrates in layer 2 and 3,
causing high loss. This may alternatively be viewed as
103 104 105 106 107 108
0.05
0.1
0.15
0.2
Frequency (Hz)
AC Resistance (Ω) ~ R
ac
 
 
Model 12P−34P
Model 13P−24P
Model 14P−23P
Expe 12P−34P
Expe 13P−24P
Expe 14P−23P
FEM 12P−34P
FEM 13P−24P
FEM 14P−23P
103 104 105 106 107 108
0
5
10
15
20
25
30
35
Frequency (Hz)
AC Inductance (nH) ~ L
ac
Fig. 19. Rac and Lac of the planar structure predicted by the proposed
approach (Model), simulated by ANSYS (FEM), and measured from the
prototype (Expe). Note: “12P-34P” indicates that layer 1 and layer 2 are
connected in parallel as one winding, and layer 3 and layer 4 are connected
in parallel as the other winding.
the “13P-24P” having more circulating current in the
parallel layers and hence higher loss. As the proposed
model well predicts this effect, the model is well suited
to selecting interleaving configurations (especially when
there are parallel layers) to minimize loss.
3) Whether “14P-23P” or “13P-24P” has higher ac resis-
tance actually depends on the PCB layer stack spacings.
Figure 20 shows two selected layer stacks for compar-
ison purposes. One layer stack has thin Polyimide film
(0.14 mm) as the middle spacing (Polyimide-Mid). This
layer stack is also the default layer stack used in this
paper. The other layer stack, in comparison, employs
a thick FR4 board (1.574 mm) as the middle spacing
(FR4-Mid). The winding width, length, height, core
shape and other experimental aspects are the kept the
same as described in Fig. 12. The Rac and Lac in the two
PCB layer stacks with different interleaving patterns are
shown in Fig. 21. With the “Polyimide-Mid” layer stack,
“14P-23P” has significantly lower Rac than “13P-24P”.
With the “FR4-Mid” layer stack, however, “14P-23P”
has slightly higher Rac than “13P-24P”. This example
demonstrates that the proposed approach can be used
to select the optimal interleaving structure that has the
minimum Rac for a chosen PCB layer stack spacing,
and/or to optimally select PCB stack spacings.
The change of the ac resistance is caused by the re-
distribution of current and magnetic field, which also
changes the reactive impedance of the planar structure
(e.g. leakage inductances of transformers). The proposed
approach can be used to select the optimal interleav-
Fig. 20. Two PCB layer stacks having different spacings between layers:
(a) Polyimide-Mid: with polyimide film as the middle spacing; (b) FR4-Mid:
with FR4 board as the middle spacing.
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Fig. 21. Rac and Lac of the 1:1 transformer for two different PCB layer
stacks. One layer stack has Polyimide film as the middle spacing (Polyimide-
Mid). The other layer stack has FR4 board as the middle spacing (FR4-Mid).
ing structure that has the most appropriate reactive
impedance. As shown in Fig. 21, for the “Polyimide-
Mid” layer stack, “12P-34P” has high Lac at low
frequencies because it excites high magnetic fields in
both the FR4 spacings and the Polyimide spacing. The
Lac of “12P-34P” and “13P-24P” drop as the frequency
increases, because as current concentrates in the mid-
dle layers, energy stored in the spacings and within
conductors decreases. Considering various interleaving
patterns and PCB layer stacks, the proposed approach
can be used to accurately model the reactive impedance
in a magnetic device, enabling multiple correlated design
tradeoffs to be made integrally (e.g. when designing an
efficient transformer for a LLC converter).
B. 2:1 transformers with hybrid-series-parallel layers
The purpose of this experiment is to verify the effectiveness
of the proposed approach for modeling planar magnetics with
hybrid series- and parallel-connected layers. Figure 22 shows
three different ways one may connect the four layers to
construct a 2:1 transformer with both series- and parallel-
connected layers. Two layers are series-connected as a two-
turn primary winding, and two layers are parallel-connected
as a one-turn secondary winding. Because the primary current
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Fig. 22. Three different interleaving patterns of the hybrid-series-parallel 2:1
transformer having a winding comprising two series-connected layers and a
winding comprising two parallel-connected layers.
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Fig. 23. Rac and Lac of the planar transformer with 2:1 hybrid series-
parallel layers predicted by the lumped model (Model), simulated by ANSYS
(FEM), and measured from the prototype (Expe).
is twice as large as the secondary current, a “parallel-primary
series-secondary” setup as shown in Fig. 15b is utilized to
measure winding impedances while avoiding exciting the
magnetizing inductance. This setup needs two identical 2:1
transformers. Figure 23 compares the modeling results, FEM
results and measurement results. The lumped model results
match very well with FEM simulations over the entire fre-
quency range, and match experimental results within 20% up
to 10 MHz. This setup has higher mismatch than the 1:1
transformer setup because the two transformers connected to
make the measurement are not entirely identical (i.e. exciting
the core to the same extend), and the interconnects between the
two transformers are not captured in the model. Nevertheless,
the results demonstrate the efficacy of the proposed approach
for capturing the behavior of sophisticated winding structures.
C. One-turn inductors with parallel-connected layers
The purpose of this experiment is to verify the effectiveness
of the proposed approach for modeling planar magnetics with
excited cores (e.g. inductors) and parallel-connected layers.
The modeling results for inductors with series-connected lay-
ers are theoretically verified by comparing them with Dowell’s
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Fig. 24. Geometries of the prototyped two-parallel-layer inductors. Two
layers out of the four layers are selected and connected in parallel. One
implementation has a narrow spacing between the two parallel-connected
layers. The other implementation has a wide spacing between the two parallel-
connected layers.
formulation (Appendix II). Figure 24 shows the geometry and
layer connections of an inductor with two parallel-connected
layers. In one inductor, layers 2 and 3 are selected and
paralleled. This inductor has narrow spacing between two
layers (polyimide film). In the other inductor, layers 2 and
4 are selected and paralleled. This inductor has wide spacing
between two layers (FR4 broad and polyimide film). The ac
resistance and ac inductance of this inductor are measured
with an impedance analyzer (100 kHz-1 MHz). The core loss
can be estimated by using the datasheet, and subtracted to
yield the winding loss. At the same time, the Rac and Lac are
predicted using the proposed model and FEM simulations. As
shown in Fig. 25, the results from the model match very well
with FEM results, and match well with experimental results
up to 1 MHz (This is the highest recommended operating
frequency for the EPCOS N49 MnZn material with known
core loss). No effort has been made to measure its core loss
above 1 MHz. Optimally designed low loss litz wire [43]
with accurate winding loss estimation may be used to better
calibrate/verify the core loss.
VI. PRACTICAL CONSTRAINTS AND CONSIDERATIONS
The proposed modeling approach is developed based on
the “MQS assumption” and the “1-D assumption”. In most
power electronics applications, the operating frequency is low
enough for the “MQS assumption” to hold. However, many
practical designs may not satisfy the “1-D assumption” well,
causing mismatches between model predictions and measured
results. Here we discuss some of these cases along with ways
to address them.
1) End effects: As shown in Fig. 26a, in some core shapes,
e.g., ELP cores, a portion of the conductor is not covered
by the magnetic core. They no longer satisfy the “1-
D assumption”. To investigate this, we experimentally
measured the Rac and Lac in four 1:1 transformers
(c) Mismatch as a function of the 
“c/ww” ratio for middle spacing.
(b) Mismatch as a function of the 
“c/ww” ratio for side spacing.
(a) Mismatch as a function of the 
“e/(2l+e)” ratio for end effects.
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Fig. 27. Mismatch between the modeling results and FEM results when considering (a) end effects, (b) conductor-core clearances, and (c) conductor-conductor
clearances. Mismatch is defined as the ratio of the difference between modeling and FEM results. Here h is the thickness of the copper layer (h is default to
be half oz, 17.5 µm, in this paper), and δ is the skin depth of the conductor depending on the operating frequency.
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Fig. 25. Comparison of Rac and Lac results for two prototypes based on
the lumped circuit model (Model), FEM simulations (FEM) and experimental
measurements (Expe).
with different numbers of cores (as shown in Fig. 13c).
The mismatch as a function of the “end-to-length” ratio
(e/(2l+e)) and the “conductor-thickness to skin-depth”
ratio (h/δ) are presented in Fig. 27a. The mismatch due
to end effects does not have a strong dependence on
frequency (i.e. h/δ ratio) but is a strong function of the
e/(2l+ e) ratio. However, in this specific setup, as long
as e/(2l+e) is smaller than 25%, the mismatch in Rac is
𝒘𝒆 = 𝒓𝒊𝒏𝐥𝐧
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Fig. 26. Five practical constraints that may cause prediction mismatch.
under 15%, and the mismatch in Lac is under 10%. The
mismatch can be further reduced by separately modeling
and calibrating the impedances of the uncovered ends.
2) Fringing effects: As shown in Fig. 26b, if conductor
layers are placed near the air gap, fringing fields can
penetrate the windings and change the current distri-
bution, causing modeling mismatches (usually leading
to underestimated conduction losses). This effect has
been numerically analyzed in [13], [44], and it was
recommended in [44] that the clearance (c) be at least
25% of the total window width ww (i.e. gap to gap
spacing) to limit the fringing effects.
3) Conductor-core clearances (side spacing): As shown
in Fig. 26c, clearances are required between conductors
and PCB edges, and between PCB edges and the core.
These clearances change the dissipated loss and stored
reactive energy. Figure 27b shows the mismatch between
the model prediction and FEM results as a function
of the “clearance to window-width” ratio (c/ww), and
the “conductor-thickness to skin-depth” ratio (h/δ) for
the 1:1 transformers described in Section V-A. Up to
frequencies where h/δ equals 2.42 (100 MHz for half-
oz copper), the mismatch of the Rac is less than 10%
if c/ww is smaller than 40%. For accurate estimation
of Lac, it is preferable if h/δ is smaller than 1. Note,
for half-oz copper (17.5 µm), the frequency when h/δ
equals 1 is approximately 14 MHz.
4) Conductor-conductor clearances (middle spacing):
As shown in Fig. 26d, clearances between two adjacent
turns can also cause mismatches. Figure 27c shows the
increase in mismatch as the c/ww ratio increases. Up
to frequencies when h/δ equals 2.42, the mismatch in
Rac is less than 10% if c/ww is smaller than 40%. To
achieve accurate estimation for Lac, it is preferable if
the h/δ ratio is below 1.
5) Radius effects for pot cores: Figure 26e shows a pot
core whose window width (ww) is comparable to its
window inner radius (rin). In this situation, the magnetic
field and current distributions along the radius follows
a “logarithmic” distribution similar to that described
in [10]. Assuming that the conductive layer fills the
window width (i.e. w = ww), this effect can be included
in the lumped circuit model by replacing the layer width
(w) in the impedance calculations with an effective width
we = rin ln(1 + wrin ) (Note: limrin→+∞ we = w).
VII. CONCLUSIONS
This paper presents a systematic approach to modeling
impedances and current distribution in planar magnetics. The
electromagnetic interactions in planar magnetics are clarified,
organized and converted into a lumped circuit model under the
“1-D” and “MQS” assumptions. The lumped circuit model can
be used to estimate the ac impedances, to determine current
sharing in parallel windings, and to extract parameters for an
impedance-based cantilever model, among many other mag-
netic models. The proposed approach is verified by existing
theories, FEM simulations, and experimental measurements.
The modeling performance under a few practical constraints
is investigated and discussed to clarify the boundaries of
applicability. It is demonstrated that the approach performs
very well in modeling commonly used planar magnetics.
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APPENDIX I: DERIVATION OF THE LUMPED CIRCUIT
MODEL
This appendix derives the lumped circuit model in detail.
All variables are the same as those utilized in Section II.
A. Modeling a one-turn layer
Under the “1-D” approximation, the magnetic field within
a conductive layer satisfies the 1-D diffusion equation [37]
1
µσ
∇2Hx = dHx
dt
. (27)
Its solution is
Hx(z) =
[HT sinh (Ψz) +HB sinh (Ψ(h− z))]
sinh (Ψh)
. (28)
Here Ψ = 1+jδ , δ =
√
2
µrµ0ωσ
. Using Ampere’s Law under
the MQS approximation:∇×Hx(z) = Jy(z) = σEy(z), gives
Ey(z) =
Ψ
σ
[
HT e
Ψh −HB
eΨh − e−Ψh e
−Ψ(h−z) − HBe
Ψh −HT
eΨh − e−Ψh e
−Ψz
]
.
(29)
At the top and bottom surface of the conductor (i.e. when
z = 0 and z = h), (29) gives
ET = Ey(h) =
Ψ
σ
[
HT e
Ψh −HB
eΨh − e−Ψh −
HB −HT e−Ψh
eΨh − e−Ψh ]
EB = Ey(0) =
Ψ
σ
[
HT −HBe−Ψh
eΨh − e−Ψh −
HBe
Ψh −HT
eΨh − e−Ψh ].
(30)
Defining impedance Za and Zb as
Za =
Ψ(1− e−Ψh)
σ(1 + e−Ψh)
Zb =
2Ψe−Ψh
σ(1− e−2Ψh) ,
(31)
allows (30) to be simplified to
ET = ZaHT + Zb(HT −HB)
EB = Zb(HT −HB)− ZaHB . (32)
Also by Ampere’s Law
(HT −HB)w = I = Kw, (33)
combining (32) and (33), we get
ET = ZaHT + ZbK
EB = ZbK − ZaHB . (34)
This yields (1) in Section II.
B. Modeling two adjacent one-turn layers
In Fig. 4, consider a closed loop surrounding the center post
that includes the bottom surface of layer 1 and the external
voltage source V1. Applying Faraday’s law to the loop gives
EB1d− V1 = −dΦB1
dt
, (35)
where ΦB1 is the magnetic flux in the center post across the
bottom surface of layer 1. Similarly, consider a closed loop
surrounding the center post that includes the top surface of
layer 2 and the external voltage source V2,
ET2d− V2 = −dΦT2
dt
, (36)
Loop 1
Loop 2
HT1
HBn
HFT
HFB
HAg
g1 g2
Fig. 28. Two H field loops for deriving the impedances representing the
core and the air gap.
where ΦT2 is the magnetic flux in the center post across the top
surface of layer 2. Now, the magnetic flux penetrating into the
center post through the spacing between the two layers (ΦS12),
equals µ0a1dHS12. Using flux continuity, ΦT2 = ΦB1+ΦS12,
and taking the derivative gives
dΦT2
dt
=
dΦB1
dt
+
dΦS12
dt
. (37)
Combining (35)-(37) gives
HS12 =
1
jωµ0a1
(
V2
d
− ET2 − V1
d
+ EB1
)
. (38)
This yields (6) in Section II.
C. Modeling the magnetic core and the air gap
Loop 1 in Fig. 28 comprises the spacing between the top
surface of layer 1 and the core, the center post, the spacing
between bottom surface of layer n and the core, and the outer
surface. Integrating the magnetic field in this loop gives
(HT1 −HBn)w =
n∑
i=1
Ii. (39)
Here we only include the top and bottom sides of the loop,
because either the high permeability of the core makes the
H value inside of it negligible, or the length of the core legs
is much smaller than the window width. Loop 2 in Fig. 28
comprises the top of the core, the center post, the air gap and
the bottom of the core. Integrating the magnetic field along
this loop gives
HAg(g1 + g2)−HFBw +HFTw =
n∑
i=1
Ii. (40)
Here HAg is the field strength in the air gap, HFT is the field
strength in the top magnetic core, HFB is the field strength
in the bottom magnetic core, and (g1 + g2) is the total length
of the air gap. Using flux continuity,
HT1 = HFT
µ0µrcbdHFB = −µ0AcHAg. (41)
Combining (39)-(41), HAg can be calculated from HBn
HAg = − HBnw
g1 + g2 +
Acw
µrcd
. (42)
The magnetic flux that flows through the center post and across
the top surface of layer 1, ΦT1, is
ΦT1 = µrµ0cdHFT + µ0btdHT1 = (µrµ0cd+ µ0btd)HT1. (43)
Using Faraday’s law and integrating the electric field along
the top surface of layer 1 and the external voltage source V1
ET1 − V1
d
= −jωµrµ0cbHT1 − jωµ0btHT1. (44)
Similarly, the magnetic flux flowing through the center post
and across the bottom surface of layer n, ΦBn, is
ΦBn = µ0AcHAg − µ0bdHT1 = − µ0Acw
g + Acw
µrcbd
HBn − µ0bbdHBn.
(45)
Integrating the electric field along the bottom surface of layer
n, and the external voltage source Vn, gives
EBn − Vn
d
= jω
µ0Acw
g + Acw
µrcbd
d
HBn + jωµ0bbHBn. (46)
Hence, (9) and (10) in section II are derived.
APPENDIX II: THEORETICAL VERIFICATIONS
The proposed modeling approach can be theoretically veri-
fied by checking its results against some known results.
A. Current distribution at dc
The proposed modeling approach can be checked to ensure
that it predicts correct results in the extreme case when the
conductor carries dc current (ω → 0). For the one-turn layer
shown in Fig. 3, if ω → 0, then δ → ∞, and Ψ → 0. Using
(21), the current distribution at dc is
lim
Ψ→0
Jy(z) = lim
Ψ→0
2(HT −HB)Ψ
eΨh − e−Ψh =
K
h
. (47)
This indicates that the current distribution is a constant along
the conductor thickness when ω → 0, which is as expected.
B. Poynting’s theorem and energy conservation
The energy processed in any structure must satisfy the
Poynting’s theorem: the power dissipated and stored within
it must equal the integral of the Poynting vector over a closed
surface boundary cutting into this surface. In Fig. 5a, assuming
that there is no spacing between two series-connected turns on
the same layer, and that all turns have the same width wm1 , the
complex power dissipated and stored in layer 1 is
Ppoynting = dw︸︷︷︸
Surface Area
(ET1H
∗
T1 − EB1H∗B1︸ ︷︷ ︸
Poynting vectors
).
(48)
Now consider the three-terminal impedance network of “Layer
1” in Fig. 5b. The electrical power going into layer 1 is
Pmodel =
V1
m1
m1I
∗
1 + (
V1
m1
− EB1d)wH∗B1 − ( V1
m1
− ET1d)wH∗T1︸ ︷︷ ︸
Electrical power of the three terminals
= dw(ET1H∗T1 − EB1H∗B1).
(49)
Hence, the match between (48) and (49) shows that the
proposed model predicts the same loss and energy storage in a
layer as the Poynting’s theorem. The energy conservation rule
holds.
C. Dowell’s formulation
For planar structures with multiple adjacent layers con-
nected in series, the proposed approach can be used to derive
the well-known Dowell’s formulation [8]–[11]. Considering
the planar structure shown in Fig. 6 and Fig. 7, if all n layers
are one-turn layers with identical thicknesses h and width w,
and all n layers are connected in series, the ac impedance of
this n layer structure is
Zac =
(
nZb + 2Za
n−1∑
k=1
k2 + n2Za
)
. (50)
Substituting (14) into (50), the ac resistance (Rac) can be
found as the real part of Zac:
Rac =<(Zac) = Rdc∆×< [coth(∆(1 + i))(1 + i)] +
Rdc
2(n2 − 1)
3
∆×<
[
tanh(
∆
2
(1 + i))(1 + i)
]
.
(51)
Here Rdc is the dc resistance of the n series-connected layers
Rdc =
nd
σwh
. (52)
And ∆ is the “thickness-to-skin-depth” ratio (hδ ). Since
< [coth(∆(1 + i))(1 + i)] = sinh(2∆) + sin(2∆)
cosh(2∆)− cos(2∆)
<
[
tanh(
∆
2
(1 + i))(1 + i)
]
=
sinh(∆)− sin(∆)
cosh(∆) + cos(∆)
,
(53)
the ac resistance to dc resistance ratio, FR = RacRdc , is
FR = ∆
(
sinh (2∆) + sin (2∆)
cosh (2∆)− cos (2∆) +
2(n2 − 1)
3
sinh (∆)− sin (∆)
cosh (∆) + cos (∆)
)
.
(54)
This is the well-known Dowell’s formulation.
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